


| | | | |
|----|---------------|-----|--|
| 15 | SDIO_DATA_3 | I/O | SDIO data line 3 |
| 16 | SDIO_DATA_CMD | I/O | SDIO command line |
| 17 | SDIO_DATA_CLK | I/O | SDIO CLK line |
| 18 | SDIO_DATA_0 | I/O | SDIO data line 0 |
| 19 | SDIO_DATA_1 | I/O | SDIO data line 1 |
| 20 | GND | — | Ground connections |
| 21 | VIN_LDO_OUT | P | Internal Buck voltage generation pin |
| 22 | VDDIO | P | I/O Voltage supply input |
| 23 | VIN_LDO | P | Internal Buck voltage generation pin |
| 24 | LPO | I | External Low Power Clock input (32.768KHz) |
| 25 | PCM_OUT | I/O | PCM Data output |
| 26 | PCM_CLK | I/O | PCM Clock |
| 27 | PCM_IN | I/O | PCM data input |
| 28 | PCM_SYNC | I/O | PCM sync signal |
| 29 | WL_VDD_TCXO | P | 1.7V to 3.3V supply for the TCXO driver |
| 30 | TCXO_IN | I | Reference clock input |
| 31 | GND | — | Ground connections |
| 32 | NC | — | Floating (Don't connected to ground) |
| 33 | GND | — | Ground connections |
| 34 | BT_RST_N | I | Low asserting reset for Bluetooth core |
| 35 | NC | — | Floating (Don't connected to ground) |
| 36 | GND | — | Ground connections |
| 37 | BT_XTAL_IN | I | Crystal input for BT |
| 38 | BT_XTAL_OUT | O | Crystal output for BT |
| 39 | NC | — | Floating (Don't connected to ground) |
| 40 | NC | — | Floating (Don't connected to ground) |
| 41 | UART_RTS_N | O | Bluetooth UART interface |
| 42 | UART_TXD | O | Bluetooth UART interface |
| 43 | UART_RXD | I | Bluetooth UART interface |
| 44 | UART_CTS_N | I | Bluetooth UART interface |
| 45 | TP1 (NC) | — | Floating (Don't connected to ground) |
| 46 | TP2 (NC) | — | Floating (Don't connected to ground) |
| 47 | TP3 (NC) | — | Floating (Don't connected to ground) |

8. Dimensions

8.1 Physical Dimensions

(Unit: mm)


< TOP VIEW >



< Side View >




< TOP VIEW >



8.2 Layout Recommendation

(Unit: mm)

< TOP VIEW >



9. External clock reference

External LPO signal characteristics

| Parameter | Specification | Units |
|--|--------------------------------------|---------|
| Nominal input frequency | 32.768 | kHz |
| Frequency accuracy | ±30 | ppm |
| Duty cycle | 30 - 70 | % |
| Input signal amplitude | 1600 to 3300 | mV, p-p |
| Signal type | Square-wave or sine-wave | - |
| Input impedance | >100k | Ω |
| | <5 | pF |
| Clock jitter (integrated over 300Hz – 15KHz) | <1 | Hz |
| Output high voltage | 0.7V _{io} - V _{io} | V |

External Ref_CLK signal characteristics

| No. | Item | Symb. | Electrical Specification | | | | Remark |
|-----|------------------------------|------------------|--------------------------|------|------|-------|-----------------------|
| | | | Min. | Type | Max. | Units | |
| 1 | Nominal Frequency | F0 | 26.00000 | | | MHz | |
| 2 | Mode of Vibration | | Fundamental | | | | |
| 3 | Frequency Tolerance | ΔF/F0 | -10 | - | 10 | ppm | at 25°C±3°C |
| 4 | Operating Temperature Range | T _{OPR} | -30 | - | 85 | °C | |
| 5 | Frequency Stability | TC | -10 | - | 10 | ppm | |
| 6 | Storage Temperature | T _{STG} | -55 | - | 125 | °C | |
| 7 | Load capacitance | CL | - | 16 | | pF | |
| 8 | Equivalent Series Resistance | ESR | - | - | 50 | Ω | |
| 9 | Drive Level | DL | - | 100 | 200 | μW | |
| 10 | Insulation Resistance | IR | 500 | - | - | MΩ | At 100V _{DC} |
| 11 | Shunt Capacitance | C0 | - | - | 3 | pF | |
| 12 | Aging Per Year | Fa | -2 | - | 2 | ppm | First Year |

9.1 SDIO Pin Description

The module supports SDIO version 2.0 for 4-bit modes. It has the ability to stop the SDIO clock and map the interrupt signal into a GPIO pin. This 'out-of-band' interrupt signal notifies the host when the WLAN device wants to turn on the SDIO interface. The ability to force the control of the gated clocks from within the WLAN chip is also provided.

- ❖ Function 0 Standard SDIO function (Max BlockSize / ByteCount = 32B)
- ❖ Function 1 Backplane Function to access the internal System On Chip (SOC) address space (Max BlockSize / ByteCount = 64B)
- ❖ Function 2 WLAN Function for efficient WLAN packet transfer through DMA (Max BlockSize/ByteCount=512B)

SDIO Pin Description

| SDIO 4-Bit Mode | |
|-----------------|--------------------------|
| DATA0 | Data Line 0 |
| DATA1 | Data Line 1 or Interrupt |
| DATA2 | Data Line 2 or Read Wait |
| DATA3 | Data Line 3 |
| CLK | Clock |
| CMD | Command Line |


10. Host Interface Timing Diagram

10.1 Power-up Sequence Timing Diagram


The module has two signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN and internal regulator blocks. These signals are described below.

Additionally, diagrams are provided to indicate proper sequencing of the signals for various operating states. The timing values indicated are minimum required values; longer delays are also acceptable.


- ※ WL_REG_ON: Used by the PMU to power up the WLAN section. It is input to control the internal WLAN regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset.
- ※ BT_RST_N: Used by the PMU to power up the internal Bluetooth regulators. If the BT_RST_N pins are low, the regulators are disabled.




WLAN=ON, Bluetooth =ON



WLAN=OFF, Bluetooth =OFF




WLAN=ON, Bluetooth =OFF



WLAN=OFF, Bluetooth=ON


10.2 SDIO Default Mode Timing Diagram



| Parameter | Symbol | Minimum | Typical | Maximum | Unit |
|--|--------|---------|---------|---------|------|
| SDIO CLK (All values are referred to minimum VIH and maximum VIL^b) | | | | | |
| Frequency-Data Transfer mode | fPP | 0 | - | 25 | MHz |
| Frequency-Identification mode | fOD | 0 | - | 400 | kHz |
| Clock low time | tWL | 10 | - | - | ns |
| Clock high time | tWH | 10 | - | - | ns |
| Clock rise time | tTLH | - | - | 10 | ns |
| Clock low time | tTHL | - | - | 10 | ns |
| Inputs: CMD, DAT (referenced to CLK) | | | | | |
| Input setup time | tISU | 5 | - | - | ns |
| Input hold time | tIH | 5 | - | - | ns |
| Outputs: CMD, DAT (referenced to CLK) | | | | | |
| Output delay time - Data Transfer mode | tODLY | 0 | - | 14 | ns |
| Output delay time - Identification mode | tODLY | 0 | - | 50 | ns |

a. Timing is based on CL ≤ 40pF load on CMD and Data.
 b. min(Vih) = 0.7 x VDDIO and max(Vil) = 0.2 x VDDIO.

10.3 SDIO High Speed Mode Timing Diagram



| Parameter | Symbol | Minimum | Typical | Maximum | Unit |
|--|-------------------|---------|---------|---------|------|
| SDIO CLK (All values are referred to minimum VIH and maximum VIL^b) | | | | | |
| Frequency-Data Transfer mode | f _{PP} | 0 | - | 50 | MHz |
| Frequency-Identification mode | f _{OD} | 0 | - | 400 | kHz |
| Clock low time | t _{WL} | 7 | - | - | ns |
| Clock high time | t _{WH} | 7 | - | - | ns |
| Clock rise time | t _{TLH} | - | - | 3 | ns |
| Clock low time | t _{THL} | - | - | 3 | ns |
| Inputs: CMD, DAT (referenced to CLK) | | | | | |
| Input setup time | t _{ISU} | 6 | - | - | ns |
| Input hold time | t _{IH} | 2 | - | - | ns |
| Outputs: CMD, DAT (referenced to CLK) | | | | | |
| Output delay time - Data Transfer mode | t _{ODLY} | - | - | 14 | ns |
| Output hold time | t _{OH} | 2.5 | - | - | ns |
| Total system capacitance (each line) | CL | - | - | 40 | pF |

a. Timing is based on CL ≤ 40pF load on CMD and Data.


b. min(V_{Ih}) = 0.7 x V_{DDIO} and max(V_{Il}) = 0.2 x V_{DDIO}.

11. Recommended Reflow Profile

Referred to IPC/JEDEC standard.

Peak Temperature : <math><250^{\circ}\text{C}</math>

Number of Times : ≤ 2 times




12. Package Information

12.1 Label

Label A → Anti-static and humidity notice



Label B → MSL caution / Storage Condition




Label C → Inner box label .



Label D → Carton box label .






12.2 Dimension




| | |
|----|--|
| W | 24.00±0.30 |
| A0 | 12.30±0.10 |
| B0 | 12.30±0.10 |
| K0 | 1.80±0.10 |
| E | 1.75±0.10 |
| F | 11.50±0.10 |
| P0 | 4.00±0.10 |
| P1 | 16.00±0.10 |
| P2 | 2.00±0.10 |
| D0 | 1.50 ^{+0.10} / _{-0.00} |
| D1 | ∅1.50MIN |

1. 10 sprocket hole pitch cumulative tolerance ±0.20.
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy.
4. All dimensions meet EIA-481-D requirements.
5. Thickness : 0.30±0.05mm.
6. Packing length per 22" reel : 98.5 Meters.(1:3)
7. Component load per 13" reel : 1500 pcs.





12.3 MSL Level / Storage Condition

| | | |
|--|--|--|
|  | <h2 style="margin: 0;">Caution</h2> <p style="margin: 0;">This bag contains MOISTURE-SENSITIVE DEVICES</p> <p style="margin: 0;">Do not open except under controlled conditions</p> | <div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 0 auto;"> <p style="margin: 0; font-size: small;">LEVEL</p> <p style="margin: 0; font-size: large; font-weight: bold;">4</p> </div> |
| <p>1. Calculated shelf life in sealed bag: 12 months at <math>< 40^{\circ}\text{C}</math> and <math>< 90\%</math> relative humidity(RH)</p> <p>2. Peak package body temperature: 225°C 240°C 250°C 260°C</p> <p style="margin-left: 100px;"> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> </p> <p>3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must</p> <p style="margin-left: 20px;">a) Mounted within: 48 hours of factory conditions</p> <p style="margin-left: 40px;"><math>< 30^{\circ}\text{C}/60\%</math> RH, OR</p> <p style="margin-left: 20px;">b) Stored at <math>< 10\%</math> RH</p> <p>4. Devices require bake, before mounting, if:</p> <p style="margin-left: 20px;">a) Humidity Indicator Card is >10% when read at $23 \pm 5^{\circ}\text{C}$</p> <p style="margin-left: 20px;">b) 3a or 3b not met</p> <p>5. If baking is required, devices may be baked for 24 hours at $125 \pm 5^{\circ}\text{C}$</p> <p style="margin-top: 20px;">Note : If device containers cannot be subjected to high temperature or shorter bake times are desired, reference IPC/JEDEC J-STD-033 for bake procedure</p> <p style="margin-top: 20px;">Bag Seal Date: _____ See-SEAL DATE LABEL _____</p> <p style="margin-top: 10px; font-size: small;">Note: Level and body temperature defined by IPC/JEDEC J-STD-020</p> | | |

※NOTE : Accumulated baking time should not exceed 96hrs